

Laboratory 5

(Due date : November 16th)

OBJECTIVES


- ✓ Learn the Partial Reconfiguration (PR) flow using the Vivado TCL console.
- ✓ Generate: i) full bitstreams, ii) partial bitstreams, and iii) blanking bitstreams.
- ✓ Perform partial reconfiguration on the ZYBO Board using the JTAG interface.

VHDL CODING

- ✓ Refer to the [Tutorial: VHDL for FPGAs](#) for a tutorial and a list of examples.
- ✓ Refer to the [Tutorial: Embedded System Design for Zynq SoC](#) for information on the Partial Reconfiguration Flow using the Vivado TCL console as well as examples.

FIRST ACTIVITY (100/100)

- Download the project files ([my_dynled.zip](#)) of the LED Pattern Control example (1 RP) available in the Unit 6 of the Tutorial: Embedded System Design for Zynq SoC.
- This circuit contains only 1 Reconfigurable Partition (RP), with 2 parameters (N , ud).
- I/O signals:
 - ✓ *reset*: This is an active-high reset connected to `BTN0` in the ZYBO board
 - ✓ *enable (E)*: This input is connected to `SW0` in the ZYBO Board.
 - ✓ *clock*: This is an external clock to the Zynq PL running at 125 MHz.
 - ✓ *leds(3..0)*: Connected to `LED3-LED0` in the ZYBO Board.



- Follow the procedure detailed in the Tutorial, but generate 4 configurations:
 - ✓ `count_rp`: Up counter, count changing every 1 second.
 - ✓ `count_rp`: Up counter, count changing every 0.5 seconds
 - ✓ `count_rp`: Down counter, count changing every 1 second.
 - ✓ `count_rp`: Down counter, count changing every 0.5 seconds.
- Generate the 4 partial bitstreams, the 4 full bitstreams, along with the blanking bistream.
- Partial Reconfiguration demo: Download the corresponding hardware bitstreams on the ZYNQ SoC to demonstrate that each of the four configurations (and the blanking configuration) work when loading the partial bistreams. **Demonstrate this to your instructor.**
- Submit ([as a .zip file](#)) the following to Moodle (an assignment will be created). DO NOT submit the whole PR project.
 - ✓ The `/Sources` folder: This contains all the sources (.vhd, .xdc) files.
 - ✓ The `/Bitstreams` folder: This contains all the bitstreams.
 - ✓ The `design.tcl` file.

Instructor signature: _____

Date: _____